Discover the Latest from MIPS

Product News, Industry Insights, Announcements, and More

MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors

Building on 35 years of innovation in RISC processor development, MIPS’ strategic move to RISC-V is supported by Imperas RISC-V Reference Models,

We’re Getting Ready to Launch Something Big at RISC-V Summit 2022!

RISC-V Summit has always been the ideal venue to unveil new innovations that drive higher performance and greater scalability for today’s complex

Intel Taps MIPS eVocore for Intel Pathfinder for RISC-V

Architecture Will Accelerate Innovation in Open Computing SAN JOSE, Calif., Aug. 30, 2022 /PRNewswire/ — MIPS, a leading developer of highly scalable

MIPS is thrilled to be part of Imperas’ Open Standard RISC-V Verification Interface (RVVI)

July 11th, 2022 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced the latest updates for RVVI (RISC-V Verification

MIPS Pivots to RISC-V with Best-In-Class Performance and Scalability

Previews the first IP solutions in the eVocore™ product lineup: P8700 and I8500 multiprocessors SAN JOSE, Calif. – May 10, 2022 –

MIPS chooses Ashling’s RiscFree™ Toolchain for its RISC-V ISA compatible IP cores

SILICON VALLEY, CA, USA – March 28, 2022. Ashling and MIPS announced today that Ashling’s RiscFree™ Toolchain has been extended to support

MIPS selects Imperas Reference Models for RISC-V Processor Verification

Oxford, United Kingdom – November 29th, 2021 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced with MIPS, Inc.,

Restructured Wave Computing/MIPS Business Moves ahead as MIPS

SANTA CLARA, Calif., March 1, 2021 /PRNewswire/ — Wave Computing, Inc. (“Wave”) and its subsidiaries including MIPS Tech, the processor technology company

Why is MIPS Putting its Primary Focus on RISC-V?

MIPS has been know for delivering low power, high performance embedded processor designs but its MIPS architecture has been eclipsed by other

Is MIPS Poised to Take the RISC-V World by Storm?

Sometimes the world can be a funny old place. Take computer companies, for example. Some (like IBM) seem to have been around

China Is All In on a RISC-V Future

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank.

CES Is Back and AI Will Take Center Stage. Here’s What Else to Expect From Tech’s Biggest Show.

This coming week, a ridiculous number of people will be in Las Vegas for the annual extravaganza that is CES. First held

Linux 6.7 release – Main changes, Arm, RISC-V, and MIPS architectures

So we had a little bit more going on last week compared to the holiday week before that, but certainly not enough

CEO interview: MIPS’ Sameer Wasson on a RISC-V reboot

MIPS Inc. is emerging as a significant RISC-V processor core licensor under its recently-appointed CEO Sameer Wasson. eeNews Europe interviewed Wasson to

MIPS recruits former senior SiFive execs to boost RISC-V play

MIPS Inc. (San Jose, Calif.) has recruited Drew Barbier and Brad Burgess to its leadership team, both formerly with RISC-V pioneer SiFive

Chip company MIPS poaches two SiFive execs for leadership team

Two former SiFive executives have joined the executive leadership team of semiconductor design company MIPS. MIPS, a company focused on the development

MIPS snags top SiFive brains to amp up RISC-V business

Chip designer MIPS has picked up two former execs from SiFive in a bid to boost its RISC-V development efforts. MIPS, the

MIPS Welcomes New Executives as Part of Company’s Growth and Expansion

MIPS, a leading developer of high- performance RISC-V compute IP, today announced the addition of two semiconductor industry veterans to its leadership

MIPS Inc. Boosts Leadership Team, Eyes RISC-V Market Expansion

In a strategic move poised to invigorate the RISC architecture processors domain, MIPS Inc., a groundbreaking company in the sector, has announced

Sameer Wasson’s Vision for MIPS/RISC-V

MIPS, a storied CPU IP core company with a tortuous business/management history, is writing a new chapter under the watch of new

Unlocking the Power of Edge AI Through Efficient Data Movement

By Dave Bell, Senior Director of Product Management, MIPS In today’s interconnected world, the advancement of Edge AI has revolutionized the way

MIPS Launches New Strategic Focus and ReBrand: The Freedom to Innovate Compute

By Sameer Wasson, CEO Today is an exciting day at MIPS as we launch a rebrand and strategic focus on giving our

Download MIPS Press Kit Materials

Scroll to Top