ARC Subsystems

As more functionality is integrated into an SoC, it is costly and time consuming to develop and maintain necessary functional blocks that are complex, but are not considered differentiating technology. By pre-integrating specific IP blocks with an efficient processor and software into a single subsystem, MIPS gives designers configurable, SoC-ready solutions that enable them to quickly implement the required embedded control functionality for their SoC.

Perceive Ergo SoC with ARC Processor & Security IP

Beginning of dialog window. Escape will cancel and close the window.

End of dialog window.

Watch the video to see how Perceive Ergo SoC delivers high-performance computing with ultra-low power for edge devices.

Products

ARC IoT Communications IP Subsystem

ARC Data Fusion IP Subsystem

ARC Sensor & Control IP Subsystem

Datasheets

Datasheet

MIPS ARC IoT Communications IP Subsystem

Datasheet

MIPS ARC Data Fusion IP Subsystem

Datasheet

MIPS ARC Sensor and Control IP Subsystem

Customer Support Portal

Scroll to Top