MIPS ARC® NPX Neural Processor IP family provides a high-performance, power- and area-efficient IP solution for a range of applications requiring AI-enabled SoCs. The ARC NPX6 NPU IP is designed for deep learning algorithm coverage including both computer vision tasks such as object detection, image quality improvement, and scene segmentation, and for broader AI applications, including generative AI.
The NPX6 NPU family offers multiple products to choose from to meet your specific application requirements. The architecture is based on individual cores that can scale from 1K MACs to 96K MACs for a single AI engine performance of over 250 TOPS and over 440 TOPS with sparsity. The NPX6 NPU IP includes hardware and software support for multi-NPU clusters of up to 8 NPUs achieving 3500 TOPS with sparsity. Advanced bandwidth features in hardware and software, and a memory hierarchy (including L1 memory in each core and a high-performance, low-latency interconnect to access a shared L2 memory) make scaling to a high MAC count possible. An optional tensor floating point unit is available for applications benefiting from BF16 or FP16 inside the neural network. An optional data compression is also available using microscaling formats (OCP MX data types) which reduces memory footprint and bandwidth pressures for large models.
To speed application software development, the ARC NPX6 NPU Processor IP is supported by the MetaWare MX Development Toolkit, a comprehensive software programming environment that includes a neural network Software Development Kit (NN SDK) and support for virtual models. The NN SDK automatically converts neural networks trained using popular frameworks, like Pytorch, Tensorflow, or ONNX into optimized executable code for the NPX hardware.
The NPX6 NPU Processor IP can be used to create a range of products – from a few TOPS to 1000s of TOPS – that can be programmed with a single toolchain.
Highlights & Key Features
- Scalable real-time AI / neural processor IP with up to 3,500 TOPS performance
- Supports CNNs, transformers, including generative AI, recommender networks, RNNs/LSTMs, etc.
- Industry leading power efficiency (up to 30 TOPS/W)
- One 1K MAC core or 1-24 cores of an enhanced 4K MAC/core convolution accelerator
- Tensor accelerator providing flexible activation and support of Tensor Operator Set Architecture (TOSA)
- Software Development Kit
- Automatic mixed mode quantization tools
- Bandwidth reduction through architecture and software tool features
- Latency reduction through parallel processing of individual layers
- Seamless integration with MIPS ARC VPX vector DSPs
- High productivity MetaWare MX Development Toolkit supports Tensorflow and Pytorch frameworks and ONNX exchange format
Licensable Options
#kb-imported-table-f57f3249 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-f57f3249 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-f57f3249 th, #kb-imported-table-f57f3249 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-f57f3249 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-f57f3249 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-f57f3249 a { color:#007c89; font-weight:700; }
| Enhanced Neural Processing Unit providing 1024 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 12,288 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 16,384 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 24,576 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 32,768 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 4096 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 49,152 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 65,536 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 8,192 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Enhanced Neural Processing Unit providing 98,304 MACs/cycle of performance for AI applications | STARs | Subscribe |
| Optional extension of NPX6 NPU adding OCP MX data types for AI Compression | STARs | Subscribe |
| Optional extension of NPX6 NPU tensor operations to include floating-point support with BF16 or BF16+FP16 | STARs | Subscribe |
#kb-imported-table-9afa8481 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-9afa8481 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-9afa8481 th, #kb-imported-table-9afa8481 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-9afa8481 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-9afa8481 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-9afa8481 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 1024 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_1k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_1k_npu |
| Product Code | H557-0 |
#kb-imported-table-0d4dca96 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-0d4dca96 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-0d4dca96 th, #kb-imported-table-0d4dca96 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-0d4dca96 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-0d4dca96 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-0d4dca96 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 12,288 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_12k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_12k_npu |
| Product Code | H024-0 |
#kb-imported-table-1e34aa75 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-1e34aa75 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-1e34aa75 th, #kb-imported-table-1e34aa75 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-1e34aa75 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-1e34aa75 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-1e34aa75 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 16,384 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_16k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_16k_npu |
| Product Code | H025-0 |
#kb-imported-table-59e8d7cb { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-59e8d7cb table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-59e8d7cb th, #kb-imported-table-59e8d7cb td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-59e8d7cb th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-59e8d7cb tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-59e8d7cb a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 24,576 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_24k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_24k_npu |
| Product Code | H026-0 |
#kb-imported-table-2442b147 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-2442b147 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-2442b147 th, #kb-imported-table-2442b147 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-2442b147 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-2442b147 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-2442b147 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 32,768 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_32k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_32k_npu |
| Product Code | H027-0 |
#kb-imported-table-9bf4f42b { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-9bf4f42b table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-9bf4f42b th, #kb-imported-table-9bf4f42b td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-9bf4f42b th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-9bf4f42b tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-9bf4f42b a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 4096 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_4k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_4k_npu |
| Product Code | H021-0 |
#kb-imported-table-78a58f0b { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-78a58f0b table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-78a58f0b th, #kb-imported-table-78a58f0b td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-78a58f0b th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-78a58f0b tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-78a58f0b a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 49,152 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_48k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_48k_npu |
| Product Code | H028-0 |
#kb-imported-table-eb97f1c3 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-eb97f1c3 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-eb97f1c3 th, #kb-imported-table-eb97f1c3 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-eb97f1c3 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-eb97f1c3 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-eb97f1c3 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 65,536 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_64k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_64k_npu |
| Product Code | H029-0 |
#kb-imported-table-c1e7f36f { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-c1e7f36f table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-c1e7f36f th, #kb-imported-table-c1e7f36f td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-c1e7f36f th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-c1e7f36f tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-c1e7f36f a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 8,192 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_8k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_8k_npu |
| Product Code | H023-0 |
#kb-imported-table-2f618f67 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-2f618f67 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-2f618f67 th, #kb-imported-table-2f618f67 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-2f618f67 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-2f618f67 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-2f618f67 a { color:#007c89; font-weight:700; }
| Description | Enhanced Neural Processing Unit providing 98,304 MACs/cycle of performance for AI applications |
| Name | dwc_arc_npx6_96k_npu |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_96k_npu |
#kb-imported-table-cbac6e93 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-cbac6e93 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-cbac6e93 th, #kb-imported-table-cbac6e93 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-cbac6e93 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-cbac6e93 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-cbac6e93 a { color:#007c89; font-weight:700; }
| Description | Optional extension of NPX6 NPU adding OCP MX data types for AI Compression |
| Name | dwc_arc_nxp_ai_data_compression_option |
| Version | 2.10a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_nxp_ai_data_compression_option |
| Product Code | J193-0 |
#kb-imported-table-ec71dba4 { width:100%; overflow-x:auto; margin:18px 0; }
#kb-imported-table-ec71dba4 table { width:100%; border-collapse:collapse; border-spacing:0; background:#fff; border:1px solid #d9e1e5; }
#kb-imported-table-ec71dba4 th, #kb-imported-table-ec71dba4 td { padding:14px 16px; border:1px solid #d9e1e5; vertical-align:top; line-height:1.45; }
#kb-imported-table-ec71dba4 th { background:#f4f6f7; font-weight:700; color:#1f2933; }
#kb-imported-table-ec71dba4 tr:nth-child(even) td { background:#fafafa; }
#kb-imported-table-ec71dba4 a { color:#007c89; font-weight:700; }
| Description | Optional extension of NPX6 NPU tensor operations to include floating-point support with BF16 or BF16+FP16 |
| Name | dwc_arc_npx6_tensor_fpu_option |
| Version | 2.00a |
| ECCN | 3E991/NLR |
| STARs | Open and/or Closed STARs |
| myDesignWare | Subscribe for Notifications |
| Product Type | DesignWare Cores |
| Documentation | Show Documents Hide Documents Databook MIPS IP ARC NPX Databook ( PDF ) MIPS IP ARC NPX Databook (Beta) ( PDF ) Datasheet MIPS ARC NPX6 NPU Family for AI / Neural Processing ( PDF ) Implementation Guide MIPS IP ARC NPX Integration Guide ( PDF ) MIPS IP ARC NPX Physical Implementation Guide ( PDF ) |
| Toolsets | Qualified Toolsets |
| Download | dwc_arc_npx6_tensor_fpu_option |
| Product Code | H034-0 |