newmips, Author at MIPS

MIPS Partners With Mobileye to Accelerate Next Generation Autonomous Driving Technologies and Advanced Driver Assistance Systems

Mobileye Adopts New MIPS eVocore RISC-V CPUs; RISC-V Architecture to Help Drive Future of Vehicle Safety San Jose, Calif., December 12, 2022- MIPS, a leading developer of highly scalable RISC processor IP, announced it is continuing its partnership with Mobileye, in accelerating innovation in autonomous driving technologies and advanced driver-assistance systems (ADAS). As part of […]

MIPS Partners With Mobileye to Accelerate Next Generation Autonomous Driving Technologies and Advanced Driver Assistance Systems Read More »

MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors

Press Releases / newmips

Building on 35 years of innovation in RISC processor development, MIPS’ strategic move to RISC-V is supported by Imperas RISC-V Reference Models, Verification IP, and test suites Oxford, United Kingdom, December 7th, 2022 — Imperas Software Ltd., the leader in RISC-V simulation solutions, announced today that MIPS, a leading developer of highly scalable RISC processor

MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors Read More »

We’re Getting Ready to Launch Something Big at RISC-V Summit 2022!

Press Releases / newmips

RISC-V Summit has always been the ideal venue to unveil new innovations that drive higher performance and greater scalability for today’s complex applications. And this year will be no different! MIPS will take to the FutureWatch stage at RISC-V Summit 2022, introducing industry media and analysts to an exciting new platform that is purpose-built for

We’re Getting Ready to Launch Something Big at RISC-V Summit 2022! Read More »

Intel Taps MIPS eVocore for Intel Pathfinder for RISC-V

Press Releases / newmips

Architecture Will Accelerate Innovation in Open Computing SAN JOSE, Calif., Aug. 30, 2022 /PRNewswire/ — MIPS, a leading developer of highly scalable RISC processor IP, announced it is working with Intel to accelerate innovation in open computing. As part of this effort, MIPS’ eVocore is being incorporated into the new Intel® Pathfinder for RISC-V*, a

Intel Taps MIPS eVocore for Intel Pathfinder for RISC-V Read More »

MIPS is thrilled to be part of Imperas’ Open Standard RISC-V Verification Interface (RVVI)

Press Releases / newmips

July 11th, 2022 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced the latest updates for RVVI (RISC-V Verification Interface) for RISC-V processor verification with virtual peripherals to support asynchronous events and system level interrupts. Plus, the growing adoption of RVVI by many leading development teams that are driving the design innovations

MIPS is thrilled to be part of Imperas’ Open Standard RISC-V Verification Interface (RVVI) Read More »

MIPS pivots to RISC-V, targets high performance processing

In the News / newmips

With its transition to RISC-V, MIPS is targeting the high-performance segment of the processor market, leveraging its differentiation in real-time features

MIPS pivots to RISC-V, targets high performance processing Read More »

EENews Europe: MIPS Previews its Pivot to RISC-V

In the News / newmips

MIPS is showing the first results of its pivot to the RISC-V architecture following the collapse of Wave Computing.

EENews Europe: MIPS Previews its Pivot to RISC-V Read More »

MIPS unveils RISC V eVocore P8700 and I8500 multiprocessor IP cores

New Electronics: MIPS enters RISC-V market with eVocore product line-up

In the News / newmips

MIPS, a developer of RISC processor IP, is entering into the RISC-V market and has offered previews of its first products in its eVocore product line-up.

New Electronics: MIPS enters RISC-V market with eVocore product line-up Read More »

CNX Software: MIPS unveils RISC-V eVocore P8700 and I8500 multiprocessor IP cores

In the News / newmips

MIPS is dead, right? Well, there’s now very little done on the architecture itself, MIPS (the company) has decided to switch to RISC-V architecture, and unveiled the eVocore product lineup currently comprised of the eVocore P8700 and I8500 multiprocessor IP cores.

CNX Software: MIPS unveils RISC-V eVocore P8700 and I8500 multiprocessor IP cores Read More »

HPC Wire: MIPS Pivots to RISC-V with Performance and Scalability

In the News / newmips

SAN JOSE, Calif., May 10, 2022 — MIPS, a leading developer of highly scalable RISC processor IP, announces its entrance to the RISC-V market, previewing the first products in its eVocore product lineup. The new eVocore P8700 and I8500 multiprocessor IP cores are the first MIPS products based on the RISC-V open instruction set architecture

HPC Wire: MIPS Pivots to RISC-V with Performance and Scalability Read More »

Author name: newmips