Author name: newmips

Modern digital background with code and PCB. Empty space for text or brand placement

RISC-V International N-Trace Technical Group Milestone

Robert Chyla, MIPS: Architectural Lead, Debug and Trace RISC-V International: Chair, N-Trace Technical Group The market is experiencing a major shift to the RISC-V ISA and MIPS is helping to fuel this transition with high performance RISC-V cores, including debug, trace and performance tools enabling the tools ecosystem. The commercial success of the MIPS architecture […]

RISC-V International N-Trace Technical Group Milestone Read More »

processor microchip

Embedded Quest at Embedded World

In our quest for “useful” embedded systems, the Ojo-Yoshida Report roamed the show floor at Embedded World, cornering vendors and asking two questions:

1. What problems are you solving with your new technology?
2. What useful applications do you believe your product/technology will enable?

Although we heard many different answers and solutions with different emphasis, one point of broad agreement is that IoT has made “connectivity” an imperative for embedded.

Embedded Quest at Embedded World Read More »

Circuit Board Space

MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores

MIPS, a leading developer of efficient and configurable IP compute cores, today announced that it has expanded its collaboration with Synopsys, Inc. to accelerate ecosystem enablement of MIPS RISC-V IP and their customer’s ability to innovate compute without constraints.

MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores Read More »

Scroll to Top