

# ASIP Designer: Design Tool for Application-Specific Instruction-Set Processors


## Highlights

- Accelerates the design, implementation, verification and programming of ASIPs
- Language-based description of ISA provides full architectural flexibility
- Automatic generation of professional software development kit (SDK)
- Automatic generation of synthesizable RTL and debug infrastructure
- Accelerated verification and virtual prototyping
- Integrated with MIPS' Reference Design & Verification Flows
- Increased engineering productivity
- More than 2 dozen example models included:
  - From microprocessors, DSPs, vector processors, to programmable datapaths, and RISC-V cores
  - Easily customizable
  - Provided in source code to jump-start your design

ASIP Designer™ is a tool suite for the design, implementation, verification and programming of application-specific instruction-set processors (ASIPs).

ASIPs form the basis of many modern multicore SoCs, which have to integrate dozens of complex system functions, each requiring its own optimal balance of performance, flexibility, energy consumption, communication, and design time. The traditional model of a general-purpose processor core combined with several fixed hardware accelerators is no longer sufficient to meet the demands of today's applications. ASIPs established themselves as a third implementation option for designs in which the power, performance and area efficiency of a standard processor IP is not sufficient, and fixed-function hardware accelerators are not flexible enough.

ASIP Designer supports all aspects of ASIP-based design, including architectural exploration and profiling, hardware generation, and verification. In addition, it generates a software development kit (SDK) featuring highly optimizing C and C++ compilation, instruction-set simulation, and debugging technology.






Figure 1: ASIP Designer Tool Flow

ASIP Designer supports a broad range of architectures, including small microprocessors, DSP-dominated cores, VLIW and vector processors, as well as programmable data-paths. The ASIP's architecture is modeled in nML, a high-level language at the abstraction level of a programmer's manual of a processor. The nML description captures processor resources, the instruction set, the instruction pipeline, and the bit-accurate behavior of the processor's primitive operations and I/O interfaces. All ASIP Designer tools use the same nML model, guaranteeing full consistency between the hardware implementation and the SDK, and between different simulation abstraction levels in the SDK.

## Retargetable C/C++ Compiler

The compiler offers the following features:

- A unique approach to automatically adapt (retarget) the compiler to the processor architecture, based on the nML processor modeling language
- Architectural exploration using Compiler-In-The-Loop™ technology. Users can describe alternative processor architectures in nML and compare their performance by compiling benchmark C/C++ programs onto each architecture and evaluating the results
- Support for a wide range of processor architectures, from general-purpose processors to highly specialized ASIPs
- Support for the following programming languages:
  - C, optionally extended with user-defined data types and operators using C++ classes, member functions and function overloading
  - C++ (leveraging LLVM compiler front-end technology extended for user-defined data-types, native pointers, multiple address spaces, addressable unit sizes wider than byte)

- Efficient compiler optimizations, including:
  - High-level code optimizations, including alias analysis for effective software pipelining and exploitation of various addressing schemes
  - Code selection, exploiting the use of specialized instruction patterns (not restricted to tree patterns)
  - Register allocation, supporting distributed register files where instruction-level parallelism depends on the register choice. Separate register allocation and register assignment passes for effective interaction with scheduling
  - Efficient implementation of subroutines, including inter-procedural context-save optimization, multiple register sets for fast context switching, and reverse in-lining to reduce code size
  - Scheduling with software pipelining of loops, including exploitation of negative dependency lengths (aggressive scheduling) to deal with long latencies in deep pipelines
  - Support of advanced control-flow constructs in C programs for vector processors, using per-lane predication and vector predicate stacks
  - Support of intrinsic function calls and of in-line assembly code
- Light-weight C/C++ library stack (libc++lite) tuned to embedded applications, offering maximum functionality while avoiding code bloat
- Generation of binary machine code in the Elf object-file format, including source-level debug information in Dwarf sections
- Integrated in ASIP Designer's graphical development environment (IDE), including options for integration in Eclipse or with Lauterbach's TRACE32® debugger

<b>Key Architectural Features Supported by the Retargetable Compiler</b>	
Arithmetic	<ul style="list-style-type: none"> <li>• General-purpose as well as application-specific arithmetic units</li> </ul>
Data types	<ul style="list-style-type: none"> <li>• General-purpose as well as application-specific data types (e.g. fractional, floating point, complex, and vector data-types)</li> </ul>
Pipeline	<ul style="list-style-type: none"> <li>• From shallow to deep instruction pipelining</li> <li>• Exposed or protected pipeline</li> <li>• Multi-cycle and multi-word instructions, delay slots</li> <li>• Resolution of pipeline hazards by the compiler</li> </ul>
Instruction format	<ul style="list-style-type: none"> <li>• From orthogonal to highly encoded instruction formats</li> <li>• Support of variable-length instructions and instruction compaction</li> </ul>
Memory architecture	<ul style="list-style-type: none"> <li>• Support of multiple memories and multiple memory ports</li> <li>• Large variety of addressing modes, including: indexed, direct and indirect addressing, with post-modification, circular buffering, etc.</li> <li>• Up to 64-bit address space support</li> <li>• Both little-endian and big-endian supported</li> </ul>
Register architecture	<ul style="list-style-type: none"> <li>• From general-purpose register-files to special-purpose registers</li> <li>• Support of coupled operand and/or result registers</li> </ul>
Control flow	<ul style="list-style-type: none"> <li>• Subroutine and interrupt support, with or without a software stack</li> <li>• Support of hardware loop instructions, residual control using mode registers, and predicated execution (including per-lane predication for vector processors)</li> </ul>
Parallelism	<ul style="list-style-type: none"> <li>• Support of multi-threaded processors</li> <li>• Instruction level parallelism (e.g. VLIW) and data-level parallelism (e.g. SIMD), including combinations of both</li> </ul>




Figure 2: Development perspective in ASIP Designer's IDE, showing compilation of an MPEG4 motion estimation function on an ASIP

## Retargetable Instruction-Set Simulator

- A unique approach to instruction-set simulator (ISS) retargetability, based on the nML processor modeling language
- Fast cycle-accurate simulation using just-in-time compilation techniques, monitoring the full instruction pipeline
- Fast instruction-accurate simulation using just-in-time compilation techniques
- Cycle- and instruction-accurate simulation models are both generated from the same nML description, eliminating the need to keep two models in sync
- Loading of Elf executable files, optionally containing source-level debug information in Dwarf format
- Integrated in ASIP Designer's graphical development environment (IDE), including options for integration into Eclipse or with Lauterbach's TRACE32® debugger. This IDE can also connect to the processor hardware for on-chip debugging (e.g. via a JTAG port, with built-in support for a wide variety of 3rd-party debug cables)
- Source-level debugging, showing correspondence between executed instructions and source-code statements, and between register or memory locations and source-code variables
- Support of breakpoints on instructions and on source-code statements, and of watch points on register and memory locations
- Profiling of instructions, storages, functional units, pipeline hazards
- Application programming interface to 3rd-party simulators and integrated development environments, for co-simulation of the ASIP and its environment
- SystemC TLM2 interface generation allows for pre-silicon software development using virtual prototypes, such as those created with MIPS Virtualizer
- (Optional) Multi-ASIP simulation and on-chip debugging, supporting breakpoint export and synchronous stepping, requires a MultiCore IDE license
- Native simulation: bit-accurate execution of C/C++ application programs written for the target ASIP architecture, applying the target architectures' data types and operators while executing on a 32-bit host workstation.




Figure 3: Debug perspective in ASIP Designer's IDE, showing instruction-set simulation of an MPEG4 motion estimation function on an ASIP

## Retargetable Back-End Tools

- A retargetable linker to build executable files from separately compiled Elf/ Dwarf object files for different source files or functions
- A retargetable assembler and disassembler, to translate machine code from assembly into binary format and back.

The assembly language syntax is user-definable and is specified as part of the processor's nML model

## RTL Generator

ASIP Designer includes a retargetable RTL hardware generator. Once an ASIP has been optimized using the retargetable C/C++ compiler and instruction-set simulator, the RTL hardware generator provides a quick and efficient route to hardware for the new ASIP. The immediate availability of the RTL code allows a Synthesis-in-the-Loop™ design methodology, where it is possible to measure key implementation parameters such as area, power and timing closure at any stage of the design process, and to refine the architecture as needed. The RTL Generator includes the following features:

- Automatic translation of the processor's nML description into synthesizable VHDL or Verilog code
- Supports a structural design style, using synchronous logic
- The generated RTL description can be synthesized efficiently with standard, commercially available ASIC or FPGA synthesis tools
- Automatically creates synthesis scripts for Design Compiler NXT and Fusion Compiler, including support for the physical guidance approach that tightens the correlation of timing, area and power to enable significant reduction in routing congestion
- Generates a script environment to perform design exploration with RTL Architect, to predict power, performance, area and congestion impact of RTL changes without the need for a complete synthesis and place-and-route iteration
- Generates files and scripts for ProtoCompiler, enabling a rapid path towards HAPS® FPGA-based prototyping systems, including on-chip software debugging support
- Existing hardware blocks can be integrated into the RTL design
- Automatic generation of on-chip debugging logic (e.g. using JTAG), interoperable with industry-standard third-party debugging solutions

- Debugging support for ASIPs integrated in an ARM® CoreSight™ system
- (Optional) Support for customized hardware tracing, requires an ASIP Designer Tracing Add-On license
- Many configuration parameters can be defined by the user, to influence the RTL style
- Supports low-power design optimizations, such as selective clock gating per register or per hierarchical block, and operand isolation

## ASIP Verification

ASIP Designer offers extensive support for verification of ASIP designs, including the following:

- Reduced verification effort resulting from the automatic consistency between generated RTL and ISS implementations (due to single-source ASIP description in nML)
- Automatic support of validation against known good targets (host workstation, standard compiler) provided by automatic support of native execution (bit-accurate execution of C/C++ application programs written for the target ASIP architecture on a 32-bit host workstation)
- Automatic test creation for analyzing and diagnosing an ASIP's ability to support C/C++ compiler generation
- Formal analysis of processor properties such as resource conflicts, pipeline hazards and unique instruction encodings
- Regression suite for basic C/C++ code compliance testing, including methods to extend the test suite for ASIP-specific testcases
- Regression testing automation
- SystemVerilog class generation based on a processor's nML model, to be used in SystemVerilog programs to generate random instruction sequences, supporting the UVM verification methodology
- Constrained-random test program generation with ISS to RTL comparison and customizable verification coverage analysis
- Support for Verdi HW/SW Co-Debug, enabling embedded software-driven SoC verification by providing a synchronized multi-window view of the design's behavior of both hardware and software
- Support to map an ASIP for emulation on a MIPS ZeBu system, including trace generation for offline ISS/RTL verification.
- (Optional) Support for formal verification of the processor model, requires an ASIP Designer Advanced Verification Add-On license

## Example ASIP Models

Designers can choose from an extensive library of example ASIP models provided as nML source code. In combination with ASIP Designer, these models can be used as a starting point for architectural exploration, and customer-specific production designs.

<b>Microcontrollers</b>	
Tmicro, Tnano	Compact 16-bit RISC microcontrollers
DLX (family)	Variants of Hennessy and Patterson's 32-bit RISC microcontroller with 5-stage protected pipeline. Additional family members implement hardware floating-point units, narrow SIMD and various forms of multi-threading
Trv32 (family)	Microcontrollers featuring the RISC-V instruction set architecture, with a 32-bit wide data path. Variants include versions with 3-stage and 5-stage pipelines, single-precision floating point support, and with custom extensions supporting zero-overhead hardware loops and load/stores with post-modify address modes. Includes support for Simple Datapath eXtensions (SDX)
Trv64 (family)	Microcontrollers featuring the RISC-V instruction set architecture, with a 64-bit wide data path. Variants include versions with 3-stage and 5-stage pipelines, and with custom extensions supporting zero-overhead loops and load/stores with post-modify address modes
<b>Generic DSPs and Parallel Processors</b>	
Tdsp	16/32-bit DSP with single multiply/accumulate unit, dual load/store units with indirect addressing and address post-modification, and 3-way instruction-level parallelism in 16/32-bit variable-length instructions
Tvec (family)	Variants of a wide SIMD processor, with per-lane predication controlled by either predicate registers or a predicate stack, and gather/scatter-based vector addressing
Tvliw (family)	Variants of a 4-slot VLIW processor, with predication of VLIW slots and instruction compaction
<b>Domain-specific Processors</b>	
Tmoby	ASIP for acceleration of MobileNet, through the use of 64-way SIMD, 4-way ILP and specialized operations
MMSE	ASIP for acceleration of matrix operations as used in 5G NR Minimum Mean Square Error Equalization
Tgauss	ASIP illustrating vectorization and memory management for image processing
Tmotion	ASIP for acceleration of motion estimation kernels in video coding, using custom data-path elements, SIMD and instruction-level parallelism
Tcom8	ASIP for acceleration of communication kernels, with 8-lane SIMD and complex-number hardware
<b>Domain-specific Processors (continued)</b>	
FFTcore	ASIP for scalar implementation of complex FFT
MXcore	ASIP for floating-point matrix inversion in communication kernels
LDPC	Accelerator for 5G Low Density Parity Check decoding
smarT	Medium-throughput AI accelerator supporting TFLM
SHA256	Accelerator for SHA256 hashing by extension of a RISC-V scalar core
Tsec	Accelerator for the Kyber key encapsulation mechanism (post-quantum cryptography) by extension of a RISC-V scalar core

For more information about MIPS' ASIP design tools, visit: [www.mips.com](http://www.mips.com)

## ASIP Designer Add-On products

### Multicore IDE

The Multicore IDE Add-On allows multi-ASIP simulation and on-chip debugging, supporting breakpoint export and synchronous stepping, both in batch mode and in a graphical IDE.

### ASIP Designer Advanced Verification Add-On

The ASIP Designer Advanced Verification Add-On bundles several features for advanced verification of your custom processor:

- Formal Verification Support:
  - ASIP Designer takes advantage of the information that is inherent in the nML processor model and automatically generates a SystemVerilog testbench containing:
    - A reference model describing the functional behavior
    - Assertions describing the expected correct results and temporal behavior
    - Assumptions describing constraints of the compiler-generated code, to prevent false negatives
  - This testbench can be evaluated in the MIPS VC Formal™ tool
- Automatic test program generation for hazard rules
- An additional license for the random instruction sequence generator (RISK)

### ASIP Designer Tracing Add-On

The ASIP Designer Tracing Add-On provides the tools to design a tailor-made tracing hardware solution for your custom processor, and to analyze these traces in the ASIP Designer debugger with its profiling capabilities. The add-on includes out-of-the box examples as well as support to configure custom trace encoding and decoding, and support to implement specific tracing optimizations.

## About MIPS:

MIPS by GlobalFoundries delivers software to silicon with RISC-V for building physical AI platforms. MIPS delivers software-hardware co-design, optimized AI, and custom ASSP design and manufacturing. Together with ARC, MIPS delivers the open, standards-based processor IP portfolio for embedded applications. Physical AI is built on MIPS.

For more information, visit [www.mips.com/arc](http://www.mips.com/arc).